View IS61LV5128AL-10T-TR_1765037.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

integrated silicon solution, inc. ? www.issi.com ? 1-800-379-4774 1 rev. c 04/15/05 is61lv5128al issi ? copyright ? 2005 integrated silicon solution, inc. all rights reserved. issi reserves the right to make changes to this speci fication and its products at any time without notice. issi assumes no liability arising out of the application or use of any information, products or services desc ribed herein. customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders fo r products. 512k x 8 high-speed cmos static ram april 2005 features ? high-speed access times: 10, 12 ns high-performance, low-power cmos process multiple center power and ground pins for greater noise immunity easy memory expansion with ce and oe options ce power-down fully static operation: no clock or refresh required ttl compatible inputs and outputs single 3.3v power supply packages available: ? 36-pin 400-mil soj ? 36-pin minibga ? 44-pin tsop (type ii) lead-free available description the issi is61lv5128al is a very high-speed, low power, 524,288-word by 8-bit cmos static ram. the is61lv5128al is fabricated using issi 's high-perform- ance cmos technology. this highly reliable process coupled with innovative circuit design techniques, yields higher performance and low power consumption devices. when ce is high (deselected), the device assumes a standby mode at which the power dissipation can be reduced down to 250 w (typical) with cmos input levels. the is61lv5128al operates from a single 3.3v power supply and all inputs are ttl-compatible. the is61lv5128al is available in 36-pin 400-mil soj, 36- pin mini bga, and 44-pin tsop (type ii) packages. functional block diagram a0-a18 ce oe we 512k x 8 memory array decoder column i/o control circuit gnd v dd i/o data circuit i/o0-i/o7
2 integrated silicon solution, inc. ? www.issi.com ? 1-800-379-4774 rev. c 04/15/05 is61lv5128al issi ? pin configuration 36 mini bga pin descriptions a0-a18 address inputs ce chip enable input oe output enable input we write enable input i/o0-i/o7 bidirectional ports v dd power gnd ground nc no connection truth table mode we we we we we ce ce ce ce ce oe oe oe oe oe i/o operation v dd current not selected x h x high-z i sb 1 , i sb 2 (power-down) output disabled h l h high-z i cc read h l l d out i cc write l l x d in i cc 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 a0 a1 a2 a3 a4 ce i/o0 i/o1 v dd gnd i/o2 i/o3 we a5 a6 a7 a8 a9 nc a18 a17 a16 a15 oe i/o7 i/o6 gnd v dd i/o5 i/o4 a14 a13 a12 a11 a10 nc 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 nc nc a0 a1 a2 a3 a4 ce i/o0 i/o1 v dd gnd i/o2 i/o3 we a5 a6 a7 a8 a9 nc nc nc nc nc a18 a17 a16 a15 oe i/o7 i/o6 gnd v dd i/o5 i/o4 a14 a13 a12 a11 a10 nc nc nc 44 43 42 41 44-pin tsop (type ii) 1 2 3 4 5 6 a b c d e f g h a0 i/o4 i/o5 gnd v dd i/o6 i/o7 a9 a1 a2 oe a10 nc we nc a18 ce a11 a3 a4 a5 a17 a16 a12 a6 a7 a15 a13 a8 i/o0 i/o1 v dd gnd i/o2 i/o3 a14 36-pin soj
integrated silicon solution, inc. ? www.issi.com ? 1-800-379-4774 3 rev. c 04/15/05 is61lv5128al issi ? absolute maximum ratings (1) symbol parameter value unit v term terminal voltage with respect to gnd ?0.5 to v dd + 0.5 v t stg storage temperature ?65 to +150 c p t power dissipation 1.0 w notes: 1. stress greater than those listed under absolute maximum ratings may cause perma- nent damage to the device. this is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. exposure to absolute maximum rating conditions for extended periods may affect reliability. operating range v dd range ambient temperature 10ns 12ns commercial 0c to +70c 3.3v +10%, -5% 3.3v +10% industrial -40c to +85c 3.3v +10%, -5% 3.3v +10% capacitance (1,2) symbol parameter cond itions max. unit c in input capacitance v in = 0v 6 pf c i/o input/output capacitance v out = 0v 8 pf notes: 1. tested initially and after any design or process changes that may affect these parameters. 2. test conditions: t a = 25c, f = 1 mhz, v dd = 3.3v.
4 integrated silicon solution, inc. ? www.issi.com ? 1-800-379-4774 rev. c 04/15/05 is61lv5128al issi ? dc electrical characteristics (over operating range) symbol parameter test conditions min. max. unit v oh output high voltage v dd = min., i oh = ?4.0 ma 2.4 ? v v ol output low voltage v dd = min., i ol = 8.0 ma ? 0.4 v v ih input high voltage 2.0 v dd + 0.3 v v il input low voltage (1) ?0.3 0.8 v i li input leakage gnd v in v dd com. ?2 2 a ind. ?5 5 i lo output leakage gnd v out v dd , outputs disabled com. ?2 2 a ind. ?5 5 note: 1. v il = ?3.0v for pulse width less than 10 ns. power supply characteristics (1) (over operating range) -10 -12 symbol p arameter test conditions min. max. min. max. unit i cc v dd dynamic operating v dd = max., com. ? 90 ? 85 ma supply current i out = 0 ma, f = f max ind. ? 95 ? 90 i sb ttl standby current v dd = max., com. ? 40 ? 35 ma (ttl inputs) v in = v ih or v il ind. ? 45 ? 40 ce v ih , f = f max . i sb 1 ttl standby current v dd = max., com. ? 20 ? 20 ma (ttl inputs) v in = v ih or v il ind. ? 25 ? 25 ce v ih , f = 0 i sb 2 cmos standby v dd = max., com. ? 15 ? 15 ma current (cmos inputs) ce v dd ? 0.2v, ind. ? 20 ? 20 v in v dd ? 0.2v, or v in 0.2v, f = 0 note: 1. at f = f max , address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.
integrated silicon solution, inc. ? www.issi.com ? 1-800-379-4774 5 rev. c 04/15/05 is61lv5128al issi ? ac test loads ac test conditions parameter unit input pulse level 0v to 3.0v input rise and fall times 3 ns input and output timing 1.5v and reference levels output load see figures 1 and 2 figure 1 figure 2 319 ? 30 pf including jig and scope 353 ? output 3.3v 319 ? 5 pf including jig and scope 353 ? output 3.3v read cycle switching characteristics (1) (over operating range) -10 -12 symbol parameter min. max. min. max. unit t rc read cycle time 10 ? 12 ? ns t aa address access time ? 10 ? 12 ns t oha output hold time 2 ? 2 ? ns t ace ce access time ? 10 ? 12 ns t doe oe access time ? 4 ? 5 ns t hzoe (2) oe to high-z output ? 4 ? 5 ns t lzoe (2) oe to low-z output 0 ? 0 ? ns t hzce (2 ce to high-z output 0 4 0 6 ns t lzce (2) ce to low-z output 3 ? 3 ? ns t pu power up time 0 ? 0 ? ns t pd power down time ? 10 ? 12 ns notes: 1. test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5v, input pulse levels of 0v to 3.0v and output loading specified in figure 1. 2. tested with the load in figure 2. transition is measured 500 mv from steady-state voltage.
6 integrated silicon solution, inc. ? www.issi.com ? 1-800-379-4774 rev. c 04/15/05 is61lv5128al issi ? t rc t oha t aa t doe t lzoe t ace t lzce t hzoe high-z data valid ce_rd2.eps address oe ce d out t hzce read cycle no. 2 (1,3) ( ce and oe controlled) notes: 1. we is high for a read cycle. 2. the device is continuously selected. oe , ce = v il . 3. address is valid prior to or coincident with ce low transitions. ac waveforms read cycle no. 1 (1,2) (address controlled) ( ce = oe = v il ) data valid read1.eps previous data valid t aa t oha t oha t rc d out address
integrated silicon solution, inc. ? www.issi.com ? 1-800-379-4774 7 rev. c 04/15/05 is61lv5128al issi ? ac waveforms write cycle no. 1 (1,2) ( ce controlled, oe = high or low) data undefined t wc valid address t sce t pwe1 t pwe2 t aw t ha high-z t hd t sa t hzwe address ce we d out d in data in valid t lzwe t sd ce_wr1.eps write cycle switching characteristics (1,3) (over operating range) -10 -12 symbol parameter min. max. min. max. unit t wc write cycle time 10 ? 12 ? ns t sce ce to write end 8 ? 8 ? ns t aw address setup time 8 ? 8 ? ns to write end t ha address hold from write end 0 ? 0 ? ns t sa address setup time 0 ? 0 ? ns t pwe 1 we pulse width 8 ? 8 ? ns t pwe 2 we pulse width ( oe = low) 10 ? 12 ? ns t sd data setup to write end 6 ? 6 ? ns t hd data hold from write end 0 ? 0 ? ns t hzwe (2) we low to high-z output ? 5 ? 6 ns t lzwe (2) we high to low-z output 2 ? 2 ? ns notes: 1. test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5v, input pulse levels of 0v to 3.0v and output loading specified in figure 1. 2. tested with the load in figure 2. transition is measured 500 mv from steady-state voltage. not 100% tested. 3. the internal write time is defined by the overlap of ce low and we low. all signals must be in valid states to initiate a write, but any one can go inactive to terminate the write. the data input setup and hold timing are referenced to the rising or falling edge of the signal that terminates the write.
8 integrated silicon solution, inc. ? www.issi.com ? 1-800-379-4774 rev. c 04/15/05 is61lv5128al issi ? notes: 1. the internal write time is defined by the overlap of ce low and we low. all signals must be in valid states to initiate a write, but any one can go inactive to terminate the write. the data input setup and hold timing are referenced to the rising or falling e dge of the signal that terminates the write. 2. i/o will assume the high-z state if oe > v ih . data undefined low t wc valid address t pwe1 t aw t ha high-z t hd t sa t hzwe address ce we d out d in oe data in valid t lzwe t sd ce_wr2.eps write cycle no. 2 (1,2) ( we controlled: oe is high during write cycle) write cycle no. 3 ( we controlled: oe is low during write cycle) data undefined t wc valid address low low t pwe2 t aw t ha high-z t hd t sa t hzwe address ce we d out d in oe data in valid t lzwe t sd ce_wr3.eps
integrated silicon solution, inc. ? www.issi.com ? 1-800-379-4774 9 rev. c 04/15/05 is61lv5128al issi ? ordering information commercial range: 0c to +70c s peed (ns) order p art no. package 10 is61lv5128al-10k 400-mil plastic soj 10 is61lv5128al-10t tsop (type ii) 12 is61lv5128al-12k 400-mil plastic soj 12 is61lv5128al-12t tsop (type ii) industrial range: ?40c to +85c sp eed (ns) order p art no. package 10 is61lv5128al-10ki 400-mil plastic soj 10 is61lv5128al-10kli 400-mil plastic soj, lead-free 10 is61lv5128al-10ti tsop (type ii) 10 is61lv5128al-10tli tsop (type ii), lead-free 10 is61lv5128al-10bi mini bga (8mmx10mm) 10 is61lv5128al-10bli mini bga (8mmx10mm), lead-free 12 is61lv5128al-12ti tsop (type ii)
packaging information issi ? integrated silicon solution, inc. ? www.issi.com ? 1-800-379-4774 rev. e 01/15/03 copyright ? 2003 integrated silicon solution, inc. all rights reserved. issi reserves the right to make changes to this speci fication and its products at any time without notice. issi assumes no liability arising out of the application or use of any information, products or services desc ribed herein. customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders fo r products. mini ball grid array package code: b (36-pin) notes: 1. controlling dimensions are in millimeters. mbga - 6mm x 8mm millimeters inches sym. min. typ. max. min. typ. max. n0. leads 36 36 a 1.20 0.047 a1 0.24 0.30 0.009 0.012 a2 0.60 0.024 d 7.90 8.00 8.10 0.311 0.315 0.319 d1 5.25bsc 0.207bsc e 5.90 6.00 6.10 0.232 0.236 0.240 e1 3.75bsc 0.148bsc e 0.75bsc 0.030bsc b 0.30 0.35 0.40 0.012 0.014 0.016 mbga - 8mm x 10mm millimeter inches sym. min. typ. max. min. typ. max. n0. leads 36 36 a 1.20 0.047 a1 0.24 0.30 0.009 0.012 a2 0.60 0.024 d 9.90 10.00 10.10 0.390 0.394 0.398 d1 5.25bsc .207bsc e 7.90 8.00 8.10 0.311 0.315 0.319 e1 3.75bsc 0.148bsc e 0.75bsc 0.030bsc b 0.30 0.35 0.40 0.012 0.014 0.016 seating plane a a1 a2 a b c d e f g h e e d1 e1 e d b (36x) top view bottom view 6 5 4 3 2 1 1 2 3 4 5 6 a b c d e f g h
packaging information issi ? integrated silicon solution, inc. ? www.issi.com ? 1-800-379-4774 rev. f 10/29/03 copyright ? 2003 integrated silicon solution, inc. all rights reserved. issi reserves the right to make changes to this speci fication and its products at any time without notice. issi assumes no liability arising out of the application or use of any information, products or services desc ribed herein. customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders fo r products. 400-mil plastic soj package code: k notes: 1. controlling dimension: millimeters. 2. bsc = basic lead spacing between centers. 3. dimensions d and e1 do not include mold flash protrusions and should be measured from the bottom of the package. 4. reference document: jedec ms-027. seating plane 1 n e1 d e2 e b e a1 a c a2 b n/2+1 n/2 millimeters inches millimeters inches millimeters inches symbol min max min max min max min max min max min max no. leads (n) 28 32 36 a 3.25 3.75 0.128 0.148 3.25 3.75 0.128 0.148 3.25 3.75 0.128 0.148 a1 0.64 ? 0.025 ? 0.64 ? 0.025 ? 0.64 ? 0.025 ? a2 2.08 ? 0.082 ? 2.08 ? 0.082 ? 2.08 ? 0.082 ? b 0.38 0.51 0.015 0.020 0.38 0.51 0.015 0.020 0.38 0.51 0.015 0.020 b 0.66 0.81 0.026 0.032 0.66 0.81 0.026 0.032 0.66 0.81 0.026 0.032 c 0.18 0.33 0.007 0.013 0.18 0.33 0.007 0.013 0.18 0.33 0.007 0.013 d 18.29 18.54 0.720 0.730 20.82 21.08 0.820 0.830 23.37 23.62 0.920 0.930 e 11.05 11.30 0.435 0.445 1 1.05 11.30 0.435 0.445 11.05 11.30 0.435 0.445 e1 10.03 10.29 0.395 0.405 10.03 10.29 0.395 0.405 10.03 10.29 0.395 0.405 e2 9.40 bsc 0.370 bsc 9.40 bsc 0.370 bsc 9.40 bsc 0.370 bsc e 1.27 bsc 0.050 bsc 1.27 bsc 0.050 bsc 1.27 bsc 0.050 bsc
packaging information issi ? copyright ? 2003 integrated silicon solution, inc. all rights reserved. issi reserves the right to make changes to this speci fication and its products at any time without notice. issi assumes no liability arising out of the application or use of any information, products or services desc ribed herein. customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders fo r products. 2 integrated silicon solution, inc. ? www.issi.com ? 1-800-379-4774 rev. f 10/29/03 millimeters inches millimeters inches millimeters inches symbol min max min max min max min max min max min max no. leads (n) 40 42 44 a 3.25 3.75 0.128 0.148 3.25 3.75 0.128 0.148 3.25 3.75 0.128 0.148 a1 0.64 ? 0.025 ? 0.64 ? 0.025 ? 0.64 ? 0.025 ? a2 2.08 ? 0.082 ? 2.08 ? 0.082 ? 2.08 ? 0.082 ? b 0.38 0.51 0.015 0.020 0.38 0.51 0.015 0.020 0.38 0.51 0.015 0.020 b 0.66 0.81 0.026 0.032 0.66 0.81 0.026 0.032 0.66 0.81 0.026 0.032 c 0.18 0.33 0.007 0.013 0.18 0.33 0.007 0.013 0.18 0.33 0.007 0.013 d 25.91 26.16 1.020 1.030 27.18 27.43 1.070 1.080 28.45 28.70 1.120 1.130 e 11.05 11.30 0.435 0.445 11.05 11.30 0.435 0.445 11.05 11.30 0.435 0.445 e1 10.03 10.29 0.395 0.405 10.03 10.29 0.395 0.405 10.03 10.29 0.395 0.405 e2 9.40 bsc 0.370 bsc 9.40 bsc 0.370 bsc 9.40 bsc 0.370 bsc e 1.27 bsc 0.050 bsc 1.27 bsc 0.050 bsc 1.27 bsc 0.050 bsc
packaging information issi ? integrated silicon solution, inc. ? www.issi.com ? 1-800-379-4774 rev. f 06/18/03 copyright ? 2003 integrated silicon solution, inc. all rights reserved. issi reserves the right to make changes to this speci fication and its products at any time without notice. issi assumes no liability arising out of the application or use of any information, products or services desc ribed herein. customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders fo r products. plastic tsop package code: t (type ii) d seating plane b e c 1 n/2 n/2+1 n e1 a1 a e l zd . notes: 1. controlling dimension: millimieters, unless otherwise specified. 2. bsc = basic lead spacing between centers. 3. dimensions d and e1 do not include mold flash protrusions and should be measured from the bottom of the package. 4. formed leads shall be planar with respect to one another within 0.004 inches at the seating plane. plastic tsop (t - type ii) millimeters inches millimeters inches millimeters inches symbol min max min max min max min max min max min max ref. std. no. leads (n) 32 44 50 a ? 1.20 ? 0.047 ? 1.20 ? 0.047 ? 1.20 ? 0.047 a1 0.05 0.15 0.002 0.006 0.05 0.15 0.002 0.006 0.05 0.15 0.002 0.006 b 0.30 0.52 0.012 0.020 0.30 0.45 0.012 0.018 0.30 0.45 0.012 0.018 c 0.12 0.21 0.005 0.008 0.12 0.21 0.005 0.008 0.12 0.21 0.005 0.008 d 20.82 21.08 0.820 0.830 18.31 18.52 0.721 0.729 20.82 21.08 0.820 0.830 e1 10.03 10.29 0.391 0.400 10.03 10.29 0.395 0.405 10.03 10.29 0.395 0.405 e 11.56 11.96 0.451 0.466 11.56 11.96 0.455 0.471 11.56 11.96 0.455 0.471 e 1.27 bsc 0.050 bsc 0.80 bsc 0.032 bsc 0.80 bsc 0.031 bsc l 0.40 0.60 0.016 0.024 0.41 0.60 0.016 0.024 0.40 0.60 0.016 0.024 zd 0.95 ref 0.037 ref 0.81 ref 0.032 ref 0.88 ref 0.035 ref 0 5 0 5 0 5 0 5 0 5 0 5

▲Up To Search▲

Price & Availability of IS61LV5128AL-10T-TR

	To Download IS61LV5128AL-10T-TR Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .